

## VSTL065R19BNA


Datasheet

# VMD5EMI



#### **General Description**

V <sub>(BR)DSS</sub>	R <sub>DS(ON)_max</sub>	ID
650V	1900mΩ@10V	2.7A



Symbol

VSTL065R19BNA

Symbol of VSTL065R19BNA





#### VSTL065R19BNA

#### Absolute Maximum Ratings (T<sub>J</sub>= 25 °C, unless otherwise specified)

Parameter	Symbol	Rating	Unit	
Drain-Source Voltage	V <sub>DS</sub>	650	V	
Gate-Source Voltage	V <sub>GS</sub>	±30	V	
Continuous Drain Current <sup>Note 1</sup> T <sub>C</sub> =25°C		ID	2.7	Α
Pulsed Drain Current Note 2 To		I <sub>D, pulse</sub>	8.1	A
Continuous Diode Forward Current <sup>Note 1</sup> T <sub>C</sub> =25°C		Is	2.7	Α
Diode Pulsed Current <sup>Note 2</sup> $T_C=25^{\circ}C$		I <sub>S, pulse</sub>	8.1	Α
Max Power Dissipation Note 3 $T_{\rm C}=25^{\circ}{\rm C}$		PD	38	W
Avalanche Current, Single Pulse Note 4	I <sub>AS</sub>	2.8	A	
Avalanche Energy, Single Pulse Note4	E <sub>AS</sub>	78.4	mJ	
MOSFET dv/dt ruggedness, V <sub>DS</sub> =0~480V		dv/dt	50	V/ns
Reverse diode dv/dt, $V_{DS}=0\sim480V$ , $I_{SD} \le I_D$		dv/dt	15	V/ns
Operation and storage temperature		T <sub>J</sub> ,T <sub>STG</sub>	- <mark>5</mark> 5 to 150	°C

#### **Thermal Resistance**

Parameter	Symbol	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	-	3.29	-	°C/W
Thermal Resistance, Junction-to-Ambient <sup>Note5</sup>	R <sub>0JA</sub>	-	62.5	-	C/W

#### Notes:

Note1: Calculated continuous current based on maximum allowable junction temperature.

Note2: Pulse width limited by safe operating area.

Note3: Based on max. junction temperature, using junction-case thermal resistance.

Note4: V<sub>DD</sub>=50V, V<sub>GS</sub>=10V, L=20mH, starting T<sub>j</sub>=25 °C.

Note5: When mounted on 1 inch square copper board, t $\leq$ 10sec. The value in any given application depends on the user's specific board design.



## 1900m $\Omega$ , 650V, N-Channel Power MOSFET

#### VSTL065R19BNA


## **Electrical Characteristics** (T<sub>J</sub>= 25 °C, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Static Characteristics								
Drain-Source Breakdown Voltage		BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	650	-	-	V	
Drain-Source Leakage Current		I <sub>DSS</sub>	$V_{DS}$ =650V, $V_{GS}$ =0V	-	-	1	uA	
Gate-Source Leakage Current	Forward	I <sub>GSSF</sub>	V <sub>GS</sub> =30V, V <sub>DS</sub> =0V	-	-	100	nA	
	Reverse	I <sub>GSSR</sub>	$V_{GS}$ =-30V, $V_{DS}$ =0V	-	-	-100		
Gate Threshold Voltage		V <sub>GS(TH)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	2.7	3.5	4.3	V	
Drain-Source On-State Resistance		R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =1.3A	-	1730	1900	mΩ	
Gate Resistance		R <sub>G</sub>	F=1MHz, Open Drain	-	15	-	Ω	
Dynamic Characteristics								
Input Capacitance		Ciss	V <sub>DS</sub> =50V		139	-	pF	
Output Capacitance		Coss	V <sub>GS</sub> =0V	-	17	-	pF	
Reverse Transfer Capacitance		Crss	f=1MHz	-	14	-	pF	
Turn-on Delay Time		t <sub>d(on)</sub>	V <sub>DS</sub> =400V	-	6.68	-		
Rise Time		t <sub>r</sub>	I <sub>D</sub> =1.3A	-	16.88	-		
Turn-off Delay Time		t <sub>d(off)</sub>	$R_G=2\Omega$			-	ns	
Fall Time		t <sub>f</sub>	V <sub>GS</sub> =10V	-	28.61	-		
Gate Charge Characteristics								
Gate to Source Charge		Q <sub>gs</sub>	N. 40017	-	0.5	-		
Gate to Drain Charge		$Q_{gd}$	$-V_{DS}=400V$	- /	2.3	-	nC	
Gate Charge Total		Qg	$I_{D}=1.3A$	-	3.83	-		
Gate Plateau Voltage		VPlateau	$V_{GS}=0$ to 10V	-	4.06	-	V	
<b>Reverse Diode Characteristics</b>								
Drain-Source Diode Forward Voltage		V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =1A	-	0.8	1.1	V	
Reverse Recovery Time		t <sub>rr</sub>	V <sub>R</sub> =400V	-	109.7	-	ns	
Reverse Recovery Charge		Q <sub>rr</sub>	I <sub>s</sub> =1.3A	-	395	-	nC	
Peak Reverse Recovery Current		I <sub>rrm</sub>	di/dt=100A/us		5.97	<b>-</b> 1	А	
			SE		V			




#### VSTL065R19BNA

## **Electrical Characteristics Diagrams**





#### VSTL065R19BNA







## 1900m $\Omega$ , 650V, N-Channel Power MOSFET

#### VSTL065R19BNA

#### **Mechanical Dimensions**





5. 3REF

4.8REF 2.286BSC

> 9.4 1.38

2.9REF

1.8REF

6.75

1.28

1

8°

6.4

0.88

0.5

0°

D1 E

E1

e H

L

L1 L2

L3

L4

θ



#### VSTL065R19BNA

#### NOTICE

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warrantees for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.

## VMD5EMI



## Via-Media Semiconductor Limited Company

## http://www.vmdsemi.com

#### Main Sites:

#### - Headquarters

Hangzhou Via-Media Semiconductor Co., LTD. 1305-1306, Building 71, No. 90, Wensan Road, Xihu District, Hangzhou, Zhejiang Province, P.R. China Tel: +86-0571-8515 0563

#### - Shanghai

Shanghai R&D Center. 1506~1508, Xinyin Building, 888 Yishan Road, Shanghai, P.R of China

Tel: +86-021-54201999

#### - Xi'an

Xi'an R&D Center Room 10504, Building 2, Central Plaza, Jinye Road, High tech Zone, Xi'an City, Shanxi Province, R.P. of China

#### - Chengdu Office

Chengdu Winhi Semiconductor Co., LTD. Floor 15, Building 5, No. 171, Hele 2<sup>nd</sup> Street, Chengdu, Sichuan Province, P.R. China Tel: +86-028-8505 0771

#### Shenzhen

Shenzhen Sales office . Room 4A15, Block AB, Tianxiang Building, Chegongmiao, Futian District, Shenzhen, P.R of China Tel: +86-0755-82570682