

# VSXX065R18ANA

**Datasheet** 





### 180m $\Omega$ , 650V, N-Channel Power MOSFET

### VSXX065R18ANA

## **General Description**

V <sub>(BR)DSS</sub>	R <sub>DS(ON)_max</sub>	$I_D$
650V	180mΩ@ 10V	21.2A

## **Symbol**




Figure 1 Symbol of VSXX065R18ANA

#### **Features**

- Ultra Low Gate Charge
- Ultra Low R<sub>DS(ON)</sub>
- Fast switching capability
- Robust design with better EAS performance
- EMI Improved

## **Application**

- UPS, Inverter, etc
- Solar
- TV Power
- High Power AC/DC Power Supply

## Package Type



Figure 2 Package Type of VSXX065R18ANA

## **Ordering Information**

Product Name	Package
VSTD065R18AND	TO-220F
VSTA065R18AND	TO-220C
VSTN065R18AND	TO-262
VSTF065R18AND	TO-247



### 180m $\Omega$ , 650V, N-Channel Power MOSFET

#### VSXX065R18ANA

### Absolute Maximum Ratings<sup>Note1</sup>

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V <sub>DSS</sub>	650	V
Gate-Source Voltage	V <sub>GSS</sub>	±30	V
Continuous Drain Current T <sub>C</sub> = 25 °C	т	21.2	
Continuous Drain Current $T_C=100$ °C	$I_{\mathrm{D}}$	9.5	
Pulsed Drain Current Note2	Ідм	64	A
Continuous diode forward current	Is	21.2	
Diode pulsed current	Is.pulse	64	
Single Pulsed Avalanche Energy <sup>Note3</sup>	Eas	505	I
Avalanche Energy, RepetitiveNote2	Ear	0.7	mJ
Avalanche Current, RepetitiveNote2	Iar	3.6	A
MOSFET dv/dt Ruggedness, V <sub>DS</sub> <=480V	dv/dt	50	V/ns
Reverse Diode dv/dt, V <sub>DS</sub> <=480V, I <sub>SD</sub> <=I <sub>D</sub>	dv/dt	15	V/ns
Junction Temperature	$T_{\rm J}$	150	
Storage Temperature	Tstg	-55 to 150	°C
Lead Temperature (Soldering, 10 sec)	TLEAD	260	

#### Note:

- 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.
- 2. Repetitive Rating: Pulse width limited by maximum junction temperature
- 3.  $I_{AS}$ = 3.6A,  $V_{DD}$ = 60V,  $R_G$ = 25 $\Omega$ , Starting  $T_J$ = 25 $^{\circ}$ C





### VSXX065R18ANA

### **Electrical Characteristics** (T<sub>2</sub>= 25 °C, unless otherwise specified)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Statistic Characteristics						
Drain-Source Breakdown Voltage	$\mathrm{BV}_{\mathrm{DSS}}$	V <sub>GS</sub> =0V, I <sub>D</sub> = 250uA	650			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 650V, V_{GS} = 0V$			1	uA
Cata Dady Laskaga Cyment	_	$V_{GS} = 30V, V_{DS} = 0V$			0.1	
Gate-Body Leakage Current	Igss	$V_{GS} = -30V, V_{DS} = 0V$			- 1.0	uA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	2.4	3.4	4.4	V
Static Drain-Source On-Resistance	R <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 10A$		160	180	$m\Omega$
Gate Resistance	Rg	f=1MHz, Open drain		1.7		Ω
Dynamic Characteristics						
Input Capacitance	Ciss	V <sub>DS</sub> =50V	7 16	1630		pF
Output Capacitance	Coss	V <sub>GS</sub> =0V		110		pF
Reverse Transfer Capacitance	Crss	f=1MHz		22		pF
Effective output capacitance, energy related <sup>NOTE4</sup>	C <sub>O(er)</sub>	$V_{GS}$ =0 $V$		71		
Effective output capacitance, time	CO(er)	V <sub>DS</sub> =0480V				nF
related <sup>NOTE5</sup>	C <sub>O(tr)</sub>	V DS - 0 +00 V		301		
Total Gate Charge	Qg		7 1 1	10.6		
Gate-Source Charge	$Q_{\mathrm{gs}}$	V <sub>DS</sub> =480V	AY AN	12.2		пC
Gate-Drain Charge	Qgd	$V_{GS}=0$ to $10V$	1	38		
Gate Plateau Voltage	V <sub>plateau</sub>	$I_D=10A$		5.5		V
Switching Parameters						
Turn-on Delay Time	td(on)	$V_{DS} = 400V$		11		
Turn-on Rise Time	t <sub>r</sub>	$V_{GS}=10V$		10		
Turn-offDelay Time	t <sub>d(off)</sub>	$I_D=10A$		76		ns
Turn-offFall Time	$t_{\mathrm{f}}$	$R_G=3.4\Omega$		8		
Diode Characteristics		7				
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =10A		0.83	1.1	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>S</sub> =10A		330	8 8	ns
Reverse Recovery Charge	Qrr	$V_R=400V$		4.5		пC
Peak Reverse Recovery Current	I <sub>rrm</sub>	di/dt=100A/us		27		A


#### Note:


- 4.  $C_{O(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 480V
- 5.  $C_{O (tr)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 480 V




## **Typical Performance Characteristics**














### VSXX065R18ANA









### VSXX065R18ANA








www.vmdsemi.com



## **Mechanical Dimensions:**


**TO-220F Package Information** 



		Dimensions(mm)		
Symbol	MI-		Marr	
	Min.	Тур.	Max.	
A	4.30	4.70	4.90	
A1	2.34	2.54	2.90	
A2	-	0.70	: \ /	
A3	2.56	2.76	2.96	
b	0.55		0.95	
b1	-	1.28		
С	0.42	0.50	0.70	
D	14.70	-	16.07	
D1	-	7.70	-	
E	9.96	10.16	10.36	
E1	-	8.00		
е	2.54(BSC)			
Н	-	6.70		
(H1)	-	(0.81)	-	
L	12.48	12.98	13.50	
L1	-	2.93	-	
ФР1	-	3.18	-	
Q	2.90	3.30	3.50	




#### **TO-220C Package Information**



Sumbal	Dimensions(mm)			
Symbol	Min.	Тур.	Max.	
A	4.30	4.50	4.70	
A1	1.20	1.30	1.40	
A2	2.20	2.40	2.60	
b	0.70	0.80	0.95	
b1		1.27	-	
С	0.40	0.50	0.65	
D	15.20	15.70	16.20	
D1	9.00	9.20	9.40	
E	9.70	10.00	10.20	
e	2.54(BSC)			
L	12.60	13.08	13.60	
L1	-	3.00	-	
ФР	3.50	3.60	3.80	
Q	2.60	2.80	3.00	




#### **TO-262 Package Information**



Symbol		Dimensions(mm)	
Symbol	Min.	Тур.	Max.
A	4.30	4.65	4.85
A1	1.17	1.27	1.40
A2	2.20	-)	2.89
b	0.70	0.81	0.96
b1	-	1.27	-
С	0.36	0.40	0.61
D	8.55	-	9.4
E	9.80	10.10	10.31
E1	-	8.80	-
e		2.54(BSC)	
H1	1.00	1.25	1.40
L	12.60	-	14.08
L1	-	3.8	-
91		5°	
θ2		4°	



**TO-247 Package Information** 



Symbol	Dimensions(mm)		
Syllibol	Min.	Тур.	Max.
Α	4.80	5.00	5.20
A1	2.21	2.41	2.61
A2	1.90	2.00	2.10
b	1.10	1.20	1.35
b1	*	2.00	-
b2	•	3.00	•
С	0.55	0.60	0.75
D	20.80	21.00	21.20
D1		16.55	-
D2	-	1.20	-
E	15.60	15.80	16.00
E1	-	13.30	-

Symbol	Dimensions(mm)			
Symbol	Min.	Тур.	Max.	
E2	-	5.00		
E3	-	2.50	-	
е		5.44(BSC)		
L	19.42	19.92	20.42	
L1	-	4.13	-	
Р	3.50	3.60	3.70	
P1	-	*	7.40	
P2	-	2.50	-	
Q	-	5.80	*	
S	6.05	6.15	6.25	
T	-	10.00	-	
U	-	6.20	-	

VSXX065R18ANA

#### **NOTICE**

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein.

Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only ifreproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warrantees for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.





## Via-Media Semiconductor Limited Company

#### http://www.vmdsemi.com

#### **Main Sites:**

#### - Headquarters

Hangzhou Via-Media Semiconductor Co., LTD. 1305- 1306, Building 71, No. 90, Wensan Road, Xihu District, Hangzhou, Zhejiang Province, P.R. China

Tel: +86-0571-8515 0563

#### - Shanghai

Shanghai R&D Center.

1506~1508, Xinyin Building, 888 Yishan Road,

Shanghai, P.R of China

Tel: +86- 021-54201999

#### - Xi'an

Xi'an R&D Center 1703B, Building A, Greenland Center, Jinye Road, High-Tech Zone, Xi'an, Shaanxi, P.R of China

#### - Chengdu Office

Chengdu Winhi Semiconductor Co., LTD. Floor 15, Building 5, No. 171, Hele 2<sup>nd</sup> Street, Chengdu, Sichuan Province, P.R. China

Tel: +86-028-8505 0771

#### - Shenzhen

Shenzhen Sales Center.

17B, No. 1 Phoenix Building, 2008 Shennan Road,

Shenzhen, P.R of China

Tel: +86-0755- 82570682