

# VFPB010R048NA

Datasheet

# VMDSEMI




#### VFPB010R048NA

# **General Description**

### Symbol

V <sub>(BR)DSS</sub>	R <sub>DS(ON)_max</sub>	ID
100V	4.8mΩ@10V	125A



#### Figure 1 Symbol of VFPB010R048NA



#### **Ordering Information**

Product Name	Package		
VFPB010R048NA	PDFN5*6		



#### VFPB010R048NA

# Absolute Maximum Ratings (T<sub>A</sub>= 25 °C, unless otherwise specified)

Parameter		Symbol	Rating	Unit
Drain-Source Voltage		V <sub>DSS</sub>	100	V
Gate-Source Voltage		V <sub>GSS</sub>	±20	V
Continuous Drain Current	Tc=25°C	т	125	A
Continuous Drain Current	T <sub>C</sub> =100°C	— I <sub>D</sub>	79	A
Pulsed Drain Current <sup>Note 2</sup>	$T_C=25^{\circ}C$	I <sub>D.pulse</sub>	500	A
Continuous Diode Forward Current	$T_C=25^{\circ}C$	Is	125	A
Continuous Drain Current	$T_A=25^{\circ}C$	т	24	A
Continuous Drain Current	T <sub>A</sub> =70°C	- I <sub>DSM</sub>	19	A
Max Power Dissipation	Tc=25°C	PD	114	W
Max Power Dissipation <sup>Note 3</sup>	T <sub>A</sub> =25°C	P <sub>DSM</sub>	4.2	W
Avalanche Energy, Single Pulse Note 4		Eas	144	mJ
Operation and storage temperature		T <sub>J</sub> ,T <sub>STG</sub>	- <mark>5</mark> 5 to 150	°C

# **Thermal Resistance**

Parameter	Symbol	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		1.1	1.3	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$		30	36	C/W

# VNDSEMI



#### VFPB010R048NA

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Statistic Characteristics							
Drain-Source Breakdown Voltag	ge	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	100			V
Zero Gate Voltage Drain Current		- I <sub>DSS</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			1	uA
Zero Gate Voltage Drain Current T <sub>J</sub> = 125 °C			V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			100	uA
Costa Da las Las las a Comunit	Forward	I <sub>GSSF</sub>	V <sub>GS</sub> =20V, V <sub>DS</sub> =0V			100	
Gate-Body Leakage Current	Reverse	I <sub>GSSR</sub>	$V_{GS}$ =-20V, $V_{DS}$ =0V			-100	nA
Gate Threshold Voltage		V <sub>GS(TH)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	2.3	3.3	3.9	V
Drain-Source On-Resistance <sup>Note1</sup>		D			3.8	4.8	
Drain-Source On-Resistance <sup>Note</sup>	$^{1}$ T <sub>J</sub> = 100 °C	R <sub>DS(ON)</sub>	$V_{GS}=10V, I_D=40A$		5.0		mΩ
Gate resistance		R <sub>G</sub>	f=1 MHz, Open drain	0.5	1.1	1.7	Ω
Dynamic Characteristics							
Input Capacitance		C <sub>ISS</sub>	V <sub>DS</sub> =30V	3100	3645	4190	pF
Output Capacitance		Coss	V <sub>GS</sub> =0V	1650	1940	2230	pF
Reverse Transfer Capacitance		C <sub>RSS</sub>	f=1MHz	25	35	45	pF
Turn-on Delay Time		t <sub>d(on)</sub>	V <sub>DS</sub> =50V		15		
Rise Time		tr	I <sub>D</sub> =40A		39		
Turn-off Delay Time		t <sub>d(off)</sub>	$R_{G}=3\Omega$		27		ns
Fall Time		t <sub>f</sub>	V <sub>GS</sub> =10V		13		
Gate Charge Characteristics							
Gate to Source Charge		Q <sub>gs</sub>	V <sub>GS</sub> =10V		18	24	
Gate to Drain Charge		Q <sub>gd</sub>	$V_{DS}=50V$		8.5	13	nC
Gate Charge Total@V <sub>GS</sub> =10V		Qg	I <sub>D</sub> =40A		47	62	
<b>Reverse Diode Characteristics</b>							
Drain-Source Diode Forward Voltage		V <sub>SD</sub>	$V_{GS}=0V, I_{SD}=40A$		0.8	1.2	V
Reverse Recovery Time		t <sub>rr</sub>	$I_{SD}=40AV_{GS}=0V$		79	158	ns
Reverse Recovery Charge		Qrr	di/dt=100A/us		118	236	nC
Notes:							

### Electrical Characteristics(T<sub>J</sub>= 25 °C, unless otherwise specified)

1. Pulse width  $\leq 380 \mu s$ ; duty cycle  $\leq 2\%$ .

2. Repetitive rating; pulse width limited by max junction temperature.


3. The power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of 150°C.


4. Limited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}C$ , L = 0.5mH,  $R_G = 25\Omega$ ,  $I_{AS} = 24A$ ,  $V_{GS} = 10V$ .



#### VFPB010R048NA


# **Typical Performance Characteristics**








#### VFPB010R048NA






#### VFPB010R048NA





#### VFPB010R048NA

### **Mechanical Dimensions**



Quarkal	DIMENSIONS ( unit : mm )					
Symbol	Min	Тур	Max			
Α	0.90	1.00	1.20			
A1	0.00		0.05			
b	0.30	0.40	0.51			
С	0.20	0.25	0.33			
D	4.80	4.90	5.40			
D1	3.61	4.00	4.25			
E	5.65	5.80	6.06			
E1	5.90	6.10	6.35			
E2	3.38	3.58	3.92			
е		1.27 BSC				
L	0.51	0.61	0.71			
L1			0.15			
L2	0.41	0.51	0.61			
θ	0°	0°				

#### Notes:

1. Refer to JEDEC MO-240 variation AA.

 Dimensions "D" and "E" do NOT include mold flash protrusions or gate burrs.

3. Dimensions "D" and "E" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.



#### VFPB010R048NA

#### NOTICE

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warrantees for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.

# VMD5EMI



#### Via-Media Semiconductor Limited Company

#### http://www.vmdsemi.com

#### Main Sites:

#### - Headquarters

Hangzhou Via-Media Semiconductor Co., LTD. 1305-1306, Building 71, No. 90, Wensan Road, Xihu District, Hangzhou, Zhejiang Province, P.R. China Tel: +86-0571-8515 0563

#### - Shanghai

Shanghai R&D Center. 1506~1508, Xinyin Building, 888 Yishan Road, Shanghai, P.R of China Tel: +86-021-54201999

#### - Xi'an

Xi'an R&D Center 1703B, Building A, Greenland Center, Jinye Road, High-Tech Zone, Xi'an, Shaanxi, P.R of China

#### - Chengdu Office

Chengdu Winhi Semiconductor Co., LTD. Floor 15, Building 5, No. 171, Hele 2<sup>nd</sup> Street, Chengdu, Sichuan Province, P.R. China Tel: +86-028-8505 0771

#### - Shenzhen

Shenzhen Sales officeRoom 4A15, Block AB, Tianxiang Building,Chegongmiao , Futian District, Shenzhen, P.R of ChinaTel: +86-0755-82570682