



VMDSEMI

**VFPB010R085NA**

**Datasheet**



VMDSEMI

## General Description

## Symbol

$V_{(BR)DSS}$	$R_{DS(ON)_{max}}$	$I_D$
100V	8.5mΩ@10V	75A
	12.5mΩ@4.5V	




Figure 1 Symbol of VFPB010R085NA


## Features

- Split Gate Trench Technology
- Low  $R_{DS(ON)}$
- Low Gate Charge
- Low Gate Resistance
- 100% UIS Tested

## Application

- Power Switch Application

## Package Type



## PDFN5X6-8L

Figure 2 Package Type of VFPB010R085NA

## Ordering Information

Product Name	Package
VFPB010R085NA	PDFN5X6 -8L

**Absolute Maximum Ratings** ( $T_A = 25\text{ °C}$ , unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DSS}$	100	V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	V
Continuous Drain Current <sup>Note1</sup> $T_C = 25\text{ °C}$	$I_D$	75	A
Continuous Drain Current <sup>Note1</sup> $T_C = 100\text{ °C}$		53	
Pulsed Drain Current <sup>Note2</sup>	$I_{DM}$	300	
Avalanche Current <sup>Note3</sup>	$I_{AS}$	37.9	
Single Pulsed Avalanche Energy <sup>Note3</sup>	$E_{AS}$	359	mJ
Total Power Dissipation <sup>Note5</sup> $T_C = 25\text{ °C}$	$P_D$	96	W
Junction Temperature	$T_J$	150	°C
Storage Temperature	$T_{STG}$	-55 to 150	°C

**Thermal Resistance**



Parameter	Symbol	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Ambient <sup>Note6</sup>	$R_{\theta JA}$		55		°C/W
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		1.3		°C/W





**Electrical Characteristics** ( $T_J = 25^\circ\text{C}$ , unless otherwise specified)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Statistic Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	100			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100V, V_{GS}=0V$			1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20V, V_{DS}=0V$			$\pm 100$	nA
Gate Threshold Voltage <sup>Note4</sup>	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	2.0	3.0	V
Static Drain-Source On-Resistance <sup>Note4</sup>	$R_{DS(on)}$	$V_{GS}=10V, I_D=20A$		6.5	8.5	mΩ
		$V_{GS}=4.5V, I_D=15A$		7.5	12.5	
Forward Transconductance <sup>Note4</sup>	$g_{FS}$	$V_{DS}=10V, I_D=20A$		55		S
<b>Dynamic Characteristics</b>						
Input Capacitance	$C_{ISS}$	$V_{DS}=50V$		3047		pF
Output Capacitance	$C_{OSS}$	$V_{GS}=0V$		412		pF
Reverse Transfer Capacitance	$C_{RSS}$	$f=1MHz$		16		pF
Total Gate Charge	$Q_g$	$V_{DS}=50V$		50.1		nC
Gate-Source Charge	$Q_{gs}$	$V_{GS}=10V$		9.9		
Gate-Drain Charge	$Q_{gd}$	$I_D=20A$		9.9		
Gate Resistance	$R_g$	$f=1MHz, \text{Open drain}$		1.4		Ω
<b>Switching Parameters</b>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=50V$		15		ns
Turn-on Rise Time	$t_r$	$V_{GS}=10V$		31		
Turn-off Delay Time	$t_{d(off)}$	$I_D=20A$		58		
Turn-off Fall Time	$t_f$	$R_G=3\Omega$		15		
<b>Diode Characteristics</b>						
Diode Forward Voltage <sup>Note4</sup>	$V_{SD}$	$V_{GS}=0V, I_S=10A$			1.2	V

Notes :


- 1.The maximum current rating is limited by package.And device mounted on a large heatsink.
- 2.Pulse Test : Pulse Width  $\leq 10\mu s$ , duty cycle  $\leq 1\%$ .
- 3.EAS condition:  $V_{DD} = 50V, V_{GS} = 10V, L = 0.5mH, R_G=25\Omega$  Starting  $T_J = 25^\circ\text{C}$ .
- 4.Pulse Test : Pulse Width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .
- 5.The power dissipation  $P_D$  is limited by  $T_{J(MAX)} = 150^\circ\text{C}$ .And device mounted on a large heatsink
- 6.Device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ\text{C}$ .

**Typical Performance Characteristics**


**Figure 7: Body Diode Characteristics**

**Figure 8: Threshold Voltage**

**Figure 9: Typical Capacitance**

**Figure 10: Safe Operation Area**


**Figure 11: Normalized Maximum Transient Thermal Impedance**



# VMDSEMI

**Mechanical Dimensions:**
**PDFN5X6-8L Package Information**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	5.900	6.100	0.232	0.240
a	3.910	4.110	0.154	0.162
A2	5.700	5.800	0.224	0.228
B	4.900	5.100	0.193	0.201
b	3.370	3.570	0.133	0.141
B1	4.800	5.000	0.189	0.197
C	0.900	1.000	0.035	0.039
L	0.350	0.450	0.014	0.018
l	0.060	0.200	0.002	0.008
L1	1.100	-	0.043	-
l1	-	0.100	-	0.004
L2	1.170	1.370	0.046	0.054
L4	0.210	0.340	0.008	0.013
L6	0.510	0.710	0.020	0.028
L7	0.510	0.710	0.020	0.028
P	1.000	1.200	0.039	0.047
Φ	1.100	1.300	0.043	0.051
θ	8°	12°	8°	12°



## NOTICE

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warranties for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.





**Via-Media Semiconductor Limited Company**

<http://www.vmdsemi.com>

**Main Sites:**

**- Headquarters**

Hangzhou Via-Media Semiconductor Co., LTD.  
1305-1306, Building 71, No. 90, Wensan Road, Xihu  
District, Hangzhou, Zhejiang Province, P.R. China  
Tel: +86-0571-8515 0563

**- Chengdu Office**

Chengdu Winhi Semiconductor Co., LTD.  
Floor 15, Building 5, No. 171, Hele 2<sup>nd</sup> Street,  
Chengdu, Sichuan Province, P.R. China  
Tel: +86-028-8505 0771

**- Shanghai**

Shanghai R&D Center.  
1506~1508, Xinyin Building, 888 Yishan Road,  
Shanghai, P.R of China  
Tel: +86- 021-54201999

**- Shenzhen**

Shenzhen Sales office  
Room 4A15, Block AB, Tianxiang Building,  
Chegongmiao , Futian District, Shenzhen, P.R of China  
Tel: +86-0755- 82570682

**- Xi'an**

Xi'an R&D Center  
1703B, Building A, Greenland Center, Jinye Road,  
High-Tech Zone, Xi'an, Shaanxi, P.R of China