

VFPB010R095NA

Datasheet

General Description

The VMD VFPB010R095NA MOSFET is based on unique device design to achieve low RDS(ON), low gate charge, fast switching and excellent avalanche characteristics. The high V_{th} series is specially optimized for high systems with gate driving voltage greater than 10V.

Symbol




Figure 1 Symbol of VFPB010R095NA

Features

- Ultra Low $R_{DS(ON) \text{ max}} = 9.5 \text{m}\Omega@V_{GS} = 10\text{V}$.
- Extremely low switching loss
- Excellent stability and uniformity
- 100% UIS tested, 100% △VDS Tested
- RoHS and Halogen-Free Compliant

Application

- Charger / Adapter
- Server/Telecom
- Synchronous Rectification
- High Frequency Switching

Package Type




Figure 2 Package Type of VFPB010R095NA

Ordering Information

Product Name	Package
VFPB010R095NA	PDFN5*6



VFPB010R095NA

Absolute Maximum Ratings

Parame	Symbol	Rating	Unit		
Drain-Source Voltage		V_{DSS}	100	V	
Gate-Source Voltage		V_{GSS}	±20	V	
Continuous Drain Current	T _C =25°C(Note 5)	T	60		
	T _C =100°C(Note 5)	I_{D}	38	A	
Pulsed Drain Current (Note 3)	I_{DM}	240	A		
Power Dissipation,T _C =25°C(Note 2)		P_D	63	W	
Avalanche Energy, Single Pulse (Note 3,Note6)		E _{AS}	90	mJ	
Avalanche Current, Repetitive (Note 3,Note6)		I_{AS}	19	A	
Operating and Storage Temperature Range		T_{J} , T_{STG}	-55 to 150	°C	

Thermal Resistance

Parameter	Symbol	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$			2.0	°C/W
Thermal Resistance, Junction-to-Ambient(Note 1,Note4)	$R_{\theta JA}$			55	°C/W

Notes:

- 1. The value of $R_{\theta JC}$ is measured in a still air environment with TA =25°C and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- 2. The power dissipation PD is based on $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- 3. Single pulse width limited by junction temperature $T_{J(MAX)}=150$ °C.
- 4. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.
- 5. The maximum current rating is package limited.
- 6. The EAS data shows Max. rating. The test condition is V_{DS}=50V,V_{GS}=10V,L=0.5mH





VFPB010R095NA

Electrical Characteristics T_J= 25 °C, unless otherwise specified

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Statistic Characteristics								
Drain-Source Breakdown Voltage		$\mathrm{BV}_{\mathrm{DSS}}$	V _{GS} =0V, I _D =250uA	100			V	
Zero Gate Voltage Drain Current	t	I _{DSS}	V_{DS} =80V, V_{GS} =0V			1	uA	
Gate-Body Leakage Current	Forward	I_{GSSF}	V _{GS} =20V, V _{DS} =0V			100	nA	
	Reverse	I_{GSSR}	V_{GS} =-20V, V_{DS} =0V			-100		
Gate Threshold Voltage		V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250uA	1.2	1.8	2.6	V	
Static Drain-Source On-Resistan	ice	R _{DS(ON)}	V _{GS} =10V, I _D =20A		8.2	9.5	mΩ	
Static Drain-Source On-Resistan	ice	R _{DS(ON)}	V _{GS} =4.5V, I _D =10A		11.3	13.5	mΩ	
Forward Threshold Voltage			V_{DS} = 5V, ID= 20A		13.5		S	
Gate Resistance			F=1MHz, Open Drain		1.94		Ω	
Dynamic Characteristics								
Input Capacitance		C_{ISS}	V -50 V -0V		2122			
Output Capacitance Reverse Transfer Capacitance		Coss	V_{DS} =50, V_{GS} =0V, f=1MHz		618		pF	
		C_{RSS}			25			
Turn-on Delay Time	$t_{ m d(on)}$			17				
Rise Time Turn-off Delay Time		$t_{\rm r}$	V_{DD} =50V, I_{D} =20A, R_{G} =3.0 Ω , V_{GS} =10V		4		ns	
		$t_{d(off)}$			32			
Fall Time		t_{f}			8			
Gate Charge Characteristics				•				
Gate to Source Charge		Q_{gs}	V -50V I -20A		9			
Gate to Drain Charge		Q_{gd}	V_{DD} =50V, I_{D} =20A, V_{GS} =10V		10		nC	
Gate Charge Total		Q_{g}	V _{GS} -10 V		41.8			
Reverse Diode Characteristics								
Continuous Source Current		I_s				60	A	
Drain-Source Diode Forward Vo	ltage	V_{SD}	V _{GS} =0V, I _{SD} =20A		0.88	1.0	V	
Reverse Recovery Time		t_{rr}	$I_{SD}=20A,$		50.5		ns	
Reverse Recovery Charge		Q_{rr}	$dI_F/dt=100A/us$		71.5		nC	


Typical Performance Characteristics









VFPB010R095NA









VFPB010R095NA









VFPB010R095NA




VFPB010R095NA


(PDF5*6 Unit: mm) **Mechanical Dimensions**







www.vmdsemi.com



Cl1	Dimensions(mm)				
Symbol	Min.	Тур.	Max.		
A	0.9	1.0	1.10		
b	0.25	0.35	0.50		
С	0.10	0.20	0.30		
D	4.80	5.00	5.30		
D1	4.90	5.10	5.50		
D2	3.92	4.02	4.20		
Е	5.65	5.75	5.85		
E1	5.90	6.05	6.20		
E2	3.325	3.525	3.775		
E3	0.80	0.90	1.00		
e		1.27			
L	0.40	0.55	0.70		
L1		0.65			
L2	0.00		0.15		
K	1.00	1.30	1.50		



VFPB010R095NA

NOTICE

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warrantees for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.



Via-Media Semiconductor Limited Company

http://www.vmdsemi.com

Main Sites:

- Headquarters

Hangzhou Via-Media Semiconductor Co., LTD. 1305-1306, Building 71, No. 90, Wensan Road, Xihu District, Hangzhou, Zhejiang Province, P.R. China Tel: +86-0571-8515 0563

- Shanghai

Shanghai R&D Center. 1506~1508, Xinyin Building, 888 Yishan Road, Shanghai, P.R of China Tel: +86- 021-54201999

- Xi'an

Xi'an R&D Center 1703B, Building A, Greenland Center, Jinye Road, High-Tech Zone, Xi'an, Shaanxi, P.R of China

- Chengdu Office

Chengdu Winhi Semiconductor Co., LTD. Floor 15, Building 5, No. 171, Hele 2nd Street, Chengdu, Sichuan Province, P.R. China Tel: +86-028-8505 0771

- Shenzhen

Shenzhen Sales Center. 17B, No.1 Phoenix Building, 2008 Shennan Road, Shenzhen, P.R of China Tel: +86-0755- 82570682