

VFPB010R060NA

Datasheet



VFPB010R060NA

General Description

V _{(BR)DSS}	R _{DS(ON)_max}	I_D
100V	6.0mΩ@10V	130A

Symbol





Figure 1 Symbol of VFPB010R060NA

Features

- \blacksquare Low $R_{DS(ON)}$
- Fast Switching and High efficiency
- 100% Avalanche Tested
- Pb-free lead plating;
- RoHS compliant

Package Type



Application

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC converter
- Switched mode power supply

PDFN5*6

Figure 2 Package Type of VFPB010R060NA

Ordering Information

Product Name	Package
VFPB010R060NA	PDFN5*6



VFPB010R060NA

Absolute Maximum Ratings (T_A= 25 °C, unless otherwise specified)

Parameter	Symbol	Rating	Unit	
Drain-Source Voltage		V _{DSS}	100	V
Gate-Source Voltage		V _{GSS}	±20	V
Continuous Drain Current	$T_C=25^{\circ}C$	т	130	A
Continuous Drain Current	$T_C=100$ °C	$ I_D$	82	A
Pulsed Drain Current ^{Note 2}	T _C =25°C	I _{D.pulse}	520	A
Continuous Diode Forward Current	T _C =25°C	Is	130	A
Continuous Drain Current	T _A =25°C	т	24	A
Continuous Drain Current	T _A =70°C	I_{DSM}	19	A
Max Power Dissipation	$T_{\rm C}=25^{\rm o}{\rm C}$	D	125	
Max Power Dissipation	T _C =100°C	P _D	50	$\overline{}$ w
Max Power Dissipation ^{Note 3}	T _A =25°C	D	4.2	vv
Max Power Dissipation ^{Note 3}	$T_A=70$ °C	P _{DSM}	2.7	
Avalanche Energy, Single Pulse Note 4		Eas	281	mJ
Operation and storage temperature		T _J ,T _{STG}	-55 to 150	°C

Thermal Resistance

Parameter	Symbol	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$		1.0	1.2	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$		30	36	C/ W





VFPB010R060NA


Electrical Characteristics (T_J= 25 °C, unless otherwise specified)


Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Statistic Characteristics		•		•				
Drain-Source Breakdown Voltage		BV _{DSS}	V _{GS} =0V, I _D =250uA	100			V	
Zero Gate Voltage Drain Current			V _{DS} =100V, V _{GS} =0V			1	uA	
Zero Gate Voltage Drain Curren	t T _J = 125 °C	I_{DSS}	V _{DS} =100V, V _{GS} =0V			100	uA	
Gate-Body Leakage Current	Forward	I_{GSSF}	$V_{GS}=20V, V_{DS}=0V$			100	A	
	Reverse	I_{GSSR}	V_{GS} =-20V, V_{DS} =0V			-100	nA	
Gate Threshold Voltage		V _{GS(TH)}	$V_{DS}=V_{GS}$, $I_{D}=250uA$	2.4	2.8	3.9	V	
Drain-Source On-Resistance ^{Note1}		D	V -10V I -40A		4.3	6	m0	
Drain-Source On-Resistance ^{Note}	1 T _J = 100 $^{\circ}$ C	$R_{\rm DS(ON)}$	$V_{GS}=10V, I_{D}=40A$		5.5		mΩ	
Gate resistance		R_G	f=1 MHz, Open drain	0.2	0.7	3	Ω	
Dynamic Characteristics								
Input Capacitance		C _{ISS}	V _{DS} =30V	2670	3560	4735	pF	
Output Capacitance		Coss	V _{GS} =0V	1280	1705	2270	pF	
Reverse Transfer Capacitance		C _{RSS}	f=1MHz	25	35	50	pF	
Turn-on Delay Time		t _{d(on)}	$V_{DS}=50V$		15			
Rise Time		$t_{\rm r}$	I _D =40A		31		n c	
Turn-off Delay Time		$t_{ m d(off)}$	$R_G=3\Omega$		30		ns	
Fall Time		$t_{\rm f}$	V _{GS} =10V		14			
Gate Charge Characteristics								
Gate to Source Charge		Q_{gs}	V _{GS} =10V		17	23		
Gate to Drain Charge		Q_{gd}	$V_{DS}=50V$		10	15	пC	
Gate Charge Total@V _{GS} =10V		Qg	I _D =40A		52	69		
Reverse Diode Characteristics								
Drain-Source Diode Forward Voltage		V_{SD}	V _{GS} =0V, I _{SD} =40A		0.8	1.2	V	
Reverse Recovery Time		t _{rr}	I _{SD} =40A V _{GS} =0V		55	110	ns	
Reverse Recovery Charge	ΛΓ	Qrr	di/dt=100A/us		62	124	nC	

Notes:

- 1. Pulse width≤380µs; duty cycle≤ 2%.
- 2. Repetitive rating; pulse width limited by max junction temperature.
- 3. The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C.
- 4. Limited by T_{Jmax} , starting $T_J = 25$ °C, L = 0.1mH, $R_G = 25\Omega$, $I_{AS} = 75$ A, $V_{GS} = 10$ V.


Typical Performance Characteristics









VFPB010R060NA







VFPB010R060NA








Mechanical Dimensions

Package Information PDFN5*6



Cumbal	DIMENSIONS (unit : mm)					
Symbol	Min	Тур	Max			
Α	1.00	1.10	1.20			
A1	0.00		0.05			
b	0.30	0.40	0.50			
С	0.20	0.25	0.30			
D1	5.00	5.20	5.40			
D2	3.80	4.10	4.25			
E	5.95	6.15	6.35			
E1	5.66	5.86	6.06			
E2	3.52	3.72	3.92			
е	1.27 BSC					
Н	0.40	0.50	0.60			
K	1.10					
L	0.50	0.60	0.70			
L1	80.0	0.15	0.22			
α	0°		12°			

Notes:

- 1. Refer to JEDEC MO-240 variation AA.
- 2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- 3. Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.



VFPB010R060NA

NOTICE

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein.

Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warrantees for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.





Via-Media Semiconductor Limited Company

http://www.vmdsemi.com

Main Sites:

- Headquarters

Hangzhou Via-Media Semiconductor Co., LTD. 1305-1306, Building 71, No. 90, Wensan Road, Xihu District, Hangzhou, Zhejiang Province, P.R. China Tel: +86-0571-8515 0563

- Shanghai

Shanghai R&D Center. 1506~1508, Xinyin Building, 888 Yishan Road, Shanghai, P.R of China Tel: +86-021-54201999

- Xi'an

Xi'an R&D Center 1703B, Building A, Greenland Center, Jinye Road, High-Tech Zone, Xi'an, Shaanxi, P.R of China

- Chengdu Office

Chengdu Winhi Semiconductor Co., LTD. Floor 15, Building 5, No. 171, Hele 2nd Street, Chengdu, Sichuan Province, P.R. China Tel: +86-028-8505 0771

- Shenzhen

Shenzhen Sales office Room 4A15, Block AB, Tianxiang Building, Chegongmiao, Futian District, Shenzhen, P.R of China Tel: +86-0755-82570682