

VFTA020R130NA

Datasheet




VFTA020R130NA

General Description

V _{(BR)DSS}	R _{DS(ON)_max}	I_D
200V	13mΩ@10V	150A

Symbol




Symbol of VFTA020R130NA

Features

- \blacksquare Low $R_{DS(ON)}$
- 100% Avalanche Tested
- 100% Rg Tested
- Enhancement mode
- Fast switching and High efficiency

Package Type



TO-220

Package Type of VFTA020R130NA

Application

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC converter
- Switched mode power supply

Ordering Information

Product Name	Package		
VFTA020R130NA	TO-220		



VFTA020R130NA

Absolute Maximum Ratings (TA= 25 °C, unless otherwise specified)

Parameter	Symbol	Rating	Unit		
Drain-Source Voltage		$V_{ m DSS}$	200	V	
Gate-Source Voltage		$ m V_{GSS}$	±20	V	
Continuous Drain Current (Silicon limited)	$T_{\rm C}=25^{\rm o}{\rm C}$	ī	150	A	
Continuous Drain Current (Silicon limited)	$T_C=100$ °C	I_D	106		
Pulsed Drain Current Note 1	$T_C=25^{\circ}C$	I _{D.pulse}	400	A	
Diode Forward Current	$T_{\rm C}=25^{\rm o}{\rm C}$	I_S	150	A	
Continuous Drain Current	$T_A=25^{\circ}C$	ī	8	A	
Continuous Drain Current	$T_A=70$ °C	$I_{ m DSM}$	6	A	
Max Power Dissipation ^{Note3}	T _C =25°C	P _D	750	W	
Max Power Dissipation ^{Note4}	$T_A=25^{\circ}C$	P _{DSM}	2.1	W	
Avalanche Energy, Single Pulse Note 2		Eas	1296	mJ	
Operation and storage temperature		T _J ,T _{STG}	-55 to 175	°C	

Thermal Resistance

Parameter	Symbol	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case ^{Note5}	$R_{ heta JC}$	-	0.17	0.2	°C/W
Thermal Resistance, Junction-to-Ambient ^{Note6}	$R_{ heta JA}$	-	50	60	1 °C/W



www.vmdsemi.com



VFTA020R130NA

Electrical Characteristics(T_J= 25 °C, unless otherwise specified)


Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Statistic Characteristics							
Drain-Source Breakdown Voltage		BV_{DSS}	V _{GS} =0V, I _D =250uA	200	-	-	V
Zero Gate Voltage Drain Current		- I _{DSS}	V_{DS} =200V, V_{GS} =0V	-	-	1	uA
Zero Gate Voltage Drain Current T _J = 125 °C			V_{DS} =200V, V_{GS} =0V	-	-	100	uA
Gate-Body Leakage Current	Forward	I_{GSSF}	$V_{GS}=20V, V_{DS}=0V$	-	-	100	nA
Gate-Body Leakage Current	Reverse	I _{GSSR}	V_{GS} =-20V, V_{DS} =0V	-	-	-100	ПA
Gate Threshold Voltage		V _{GS(TH)}	$V_{DS}=V_{GS}$, $I_D=250uA$	2.6	3.1	3.6	V
Drain-Source On-Resistance ^{Note8}		D	V 10V I 50A	-	10	13	mΩ
Drain-Source On-Resistance ^{Note8}	$T_J=100$ °C	$R_{\mathrm{DS(ON)}}$	$V_{GS}=10V, I_{D}=50A$	-	13	-	1112.2
Gate resistance		R_G	f=1 MHz, Open drain		4.1	-	Ω
Dynamic Characteristics ^{Note7}							
Input Capacitance		C _{ISS}	V _{DS} =100V	-	4650	-	pF
Output Capacitance		Coss	V _{GS} =0V	-	410	-	pF
Reverse Transfer Capacitance		C _{RSS}	f=1MHz	-	20	-	pF
Turn-on Delay Time		t _{d(on)}	$V_{DS}=100V$	-	18	1	
Rise Time		$t_{\rm r}$	I _D =50A	-	61	1	12 G
Turn-off Delay Time		$t_{ m d(off)}$	$R_G=3.9\Omega$		57	1	ns
Fall Time		$t_{\rm f}$	V _{GS} =10V		50	1	
Gate Charge Characteristics No	te7						
Gate to Source Charge		Q_{gs}	$V_{GS}=100V$	-	22	-	
Gate to Drain Charge		Q_{gd}	$V_{DS}=10V$	-	12	1	пC
Gate Charge Total		Qg	I _D =50A	-	62	-	
Reverse Diode Characteristics							
Drain-Source Diode Forward Voltage		V_{SD}	$V_{GS}=0V, I_{SD}=50A$	-	0.8	1.2	V
Reverse Recovery Time ^{Note7}		t_{rr}	I_{SD} =50A V_{GS} =0V	-	133	-	ns
Reverse Recovery Charge ^{Note7}		Qrr	di/dt=100A/us	-	625	-	пC


Notes:

- 1. Single pulse; pulse width $\leq 100 \mu s$.
- 2. E_{AS} is based on starting T_J = 25°C, L = 0.5mH, I_{AS} =72A , R_G = 25 Ω , V_{GS} =10V; 100% FT tested at L = 0.5mH, I_{AS} = 36A.
- 3. The power dissipation Pd is based on Tj(max), using junction-to-case thermal resistance R_{0JC}
- 4. The power dissipation Pdsm is based on Tj(max), using junction-to-case thermal resistance R_{θJA}
- 5. Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- 6. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C.
- 7. Guaranteed by design, not subject to production testing.
- 8. Pulse width ≤380µs; duty cycle≤2%

VFTA020R130NA


Typical Performance Characteristics









VFTA020R130NA









VFTA020R130NA







VFTA020R130NA








Mechanical Dimensions

Package Information TO-220



Notes:

- 1. Refer to JEDEC TO-220
- 2. Dimension "D" and "E" do NOT include mold flash. Mold flash shall not exceed 0.127mm per side.



VFTA020R130NA

NOTICE

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warrantees for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.





Via-Media Semiconductor Limited Company

http://www.vmdsemi.com

Main Sites:

- Headquarters

Hangzhou Via-Media Semiconductor Co., LTD. 1305-1306, Building 71, No. 90, Wensan Road, Xihu District, Hangzhou, Zhejiang Province, P.R. China Tel: +86-0571-8515 0563

- Shanghai

Shanghai R&D Center. 1506~1508, Xinyin Building, 888 Yishan Road, Shanghai, P.R of China Tel: +86-021-54201999

- Xi'an

Xi'an R&D Center 1703B, Building A, Greenland Center, Jinye Road, High-Tech Zone, Xi'an, Shaanxi, P.R of China

- Chengdu Office

Chengdu Winhi Semiconductor Co., LTD. Floor 15, Building 5, No. 171, Hele 2nd Street, Chengdu, Sichuan Province, P.R. China Tel: +86-028-8505 0771

- Shenzhen

Shenzhen Sales office Room 4A15, Block AB, Tianxiang Building, Chegongmiao, Futian District, Shenzhen, P.R of China Tel: +86-0755-82570682