



VFO120N10TA1

Datasheet

Description

Low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. The low V_{th} series is specially optimized for synchronous rectification systems with low driving voltage.

Applications

- Switching voltage regulator
- PD charger
- Motor driver
- DC-DC convertor
- Switched mode power supply

Features


- Low $R_{DS(ON)}$ and FOM
- Extremely Low Switching Loss
- Excellent Reliability and Stability
- Fast switching and soft recovery

Key Performance Parameters

Parameter	Value	Unit
$V_{DS,min} @ T_{j,max}$	100	V
$R_{DS(on),max} @ V_{GS}=10V$	12	mΩ
Q_g	24.2	nC
$I_{D,pulse}$	30	A

Packaging and Internal Circuit

Part Name	Package	Marking
VFO120N10TA1	SOP8	VFO120N10TA1



Absolute Maximum Ratings (T_j=25°C, unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-source voltage	V _{DS}	100	V
Gate-source voltage	V _{GS}	±20	V
Continuous drain current ¹⁾ , T _C =25°C	I _D	10	A
Pulsed drain current ²⁾ , T _C =25 °C	I _D , pulse	30	A
Continuous diode forward current ¹⁾ , T _C =25 °C	I _S	10	A
Diode pulsed current ²⁾ , T _C =25 °C	I _S , pulse	30	A
Power dissipation ³⁾ , T _C =25 °C	P _D	4	W
Single pulsed avalanche energy ⁵⁾	E _{AS}	30	mJ
Operation and storage junction temperature	T _{stg} , T _j	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-ambient ⁴⁾	R _{θJA}	62.5	°C/W

Static Characteristics (T_j=25°C, unless otherwise specified)

Parameter	Symbol	Conditions	Value			Unit
			Min.	Typ.	Max.	
Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	100			V
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =10V, I _D =10A		10	12	mΩ
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5V, I _D =10A		13	20	mΩ
Gate threshold voltage	V _{GS(th)}	V _{GS} =V _{DS} , I _D =250μA	1.0		2.5	V
Zero gate voltage drain current	I _{DSS}	V _{DS} =100V, V _{GS} =0V			1	μA
Gate-source leakage current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
Gate resistance	R _G	f=1 MHz, Open drain		5		Ω

Dynamic Characteristics

Parameter	Symbol	Conditions	Value			Unit
			Min.	Typ.	Max.	
Input capacitance	C _{iss}	V _{GS} =0V, V _{DS} =25V, f=100kHz		1379		pF
Output capacitance	C _{oss}			754		pF
Reverse transfer capacitance	C _{rss}			55.2		pF
Turn-on delay time	t _{d(on)}	V _{GS} =10V V _{DS} =50V, R _G =2Ω, I _D =10A		13.5		ns
Rise time	t _r			6.1		ns
Turn-off delay time	t _{d(off)}			32.7		ns
Fall time	t _f			7.8		ns

Gate Charge Characteristics

Parameter	Symbol	Conditions	Value			Unit
			Min.	Typ.	Max.	
Gate to source charge	Q _{gs}	V _{GS} =10V, V _{DS} =50V, I _D =10A		4.4		nC
Gate to drain charge	Q _{gd}			5.6		nC
Gate charge total	Q _g			24.2		nC
Gate plateau voltage	V _{plateau}			3		V

Body Diode Characteristics

Parameter	Symbol	Conditions	Value			Unit
			Min.	Typ.	Max.	
Diode forward voltage	V _{SD}	V _{GS} =0V, I _S =12A			1.3	V
Reverse recovery time	t _{rr}	V _R =50V, I _S =10A, di/dt = 100A/μs		43.1		ns
Reverse recovery charge	Q _{rr}			80.4		nC
Peak reverse recovery current	I _{rrm}			2.7		A

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) Pd is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of R_{θJA} is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_a=25 °C.
- 5) V_{DD}=50 V, V_{GS}=10 V, L=0.3 mH, starting T_j=25 °C.

Electrical characteristics diagram







Diagram 7: Drain-source on-state resistance

Diagram 8: Forward characteristic of body diode

Diagram 9: Safe operation area at Tc=25 °C


VMDSEMI

Test Circuits and waveforms




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms





Figure 4. Diode reverse recovery test circuit & waveforms

Package Outlines



Outline SOP8

VMDSEMI

Revision History

Revision	Date	Subjects (major changes since last revision)
1.0	2021-05-08	Release version



VMDSEMI



VMDSEMI

Main Sites:

- Headquarters

Hangzhou Via-Media Semiconductor Co., LTD.
1305-1306, Building 71, No. 90, Wensan Road, Xihu
District, Hangzhou, Zhejiang Province, P.R. China
Tel: +86-0571-8515 0563

- Shanghai

Shanghai R&D Center.
1506~1508, Xinyin Building, 888 Yishan Road,
Shanghai, P.R of China
Tel: +86- 021-54201999

- Xi'an

Xi'an R&D Center
1703B, Building A, Greenland Center, Jinye Road,
High-Tech Zone, Xi'an, Shaanxi, P.R of China

- Chengdu Office

Chengdu Winhi Semiconductor Co., LTD.
Floor 15, Building 5, No. 171, Hele 2nd Street,
Chengdu, Sichuan Province, P.R. China
Tel: +86-028-8505 0771

- Shenzhen

Shenzhen Sales Center.
17B, No.1 Phoenix Building, 2008 Shennan Road,
Shenzhen, P.R of China
Tel: +86-0755- 82570682