



VMDSEMI

VFSA010R089NA

Datasheet

General Description

VFSA010R089NA MOSFET is based on unique device design to achieve low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics.

Symbol




Figure 1 Symbol of VFSA010R089NA

Features


- Low $R_{DS(ON)}$ & FOM
- $R_{DS(ON)_{max}} = 8.9m\Omega @ V_{GS} = 10V$
- Extremely low switching loss
- Fast switching and soft recovery

Application

- BMS
- Switched mode power supply
- DC-DC converter
- Solar inverter
- UPS and energy inverter

Package Type

SOP-8L Top View



SOP-8L Bottom View



Figure 2 Package Type of VFSA010R089NA

Ordering Information

Product Name	Package
VFSA010R089NA	SOP-8L

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	±20	V
Continuous Drain Current ^{Note 1} , $T_C=25^{\circ}\text{C}$	I_D	17.6	A
Pulsed Drain Current ^{Note 2}	I_{DM}	50	A
Max Power Dissipation ^{Note 3} , $T_C=25^{\circ}\text{C}$	P_D	10.3	W
Avalanche Current, Single Pulse ^{Note 5}	I_{AS}	23.2	A
Avalanche Energy, Single Pulse ^{Note 5}	E_{AS}	26.3	mJ
Operation Junction temperature	T_J	-55 to 150	$^{\circ}\text{C}$

Thermal Resistance

Parameter	Symbol	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		12.1		$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient ^{Note 4}	$R_{\theta JA}$		40.5		

Notes:

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) P_D is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_a=25^{\circ}\text{C}$.
- 5) $V_{DS}=50\text{ V}, V_{GS}=10\text{ V}, L=0.1\text{ mH}$, starting $T_J=25^{\circ}\text{C}$.

Electrical Characteristics ($T_J = 25\text{ }^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Statistic Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=80V, V_{GS}=0V$			1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$			± 100	nA
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	1.6	2.5	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=12A$		6.8	8.9	$m\Omega$
		$V_{GS}=4.5V, I_D=10A$		8.5	11	$m\Omega$
Gate Resistance	R_G	$V_{GS}=0V, V_{DS}=0V, f=1MHz$		2.3		Ω
Dynamic Characteristics						
Input Capacitance	C_{ISS}	$V_{GS}=0V$		2540		pF
Output Capacitance	C_{OSS}	$V_{DS}=50V$		780		pF
Reverse Transfer Capacitance	C_{RSS}	$f=1MHz$		43		pF
Turn-on Delay Time	$t_{d(on)}$	$V_{DS}=50V$		12.6		ns
Rise Time	t_r	$V_{GS}=10V$		29.0		
Turn-off Delay Time	$t_{d(off)}$	$R_L=4.1\Omega$		55.6		
Fall Time	t_f	$R_{GEN}=15\Omega$		32.4		
Switching Characteristics						
Total Gate Charge (@ $V_{GS}=10V$)	Q_g	$V_{GS}=0\text{ to }10V$ $V_{DS}=50V$ $I_D=12A$		52.7		nC
Total Gate Charge (@ $V_{GS}=4.5V$)	Q_g			27.4		
Gate to Source Charge	Q_{gs}			8.0		
Gate to Drain Charge	Q_{gd}			12.0		
Reverse Diode Characteristics						
Drain-Source Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_{SD}=10A$		0.7	1.2	V
Reverse Recovery Time	t_{rr}	$VR=30V$		49.7		ns
Reverse Recovery Charge	Q_{rr}	$I_F=12A$		51.8		nC
Peak Reverse Recovery Current	I_{rrm}	$di/dt=100A/\mu s$		2.1		A





Typical Performance Characteristics
Figure 3: Typ. Output Characteristics

Figure 4: Typ. Transfer Characteristics

Figure 5: Drain-Source On-State Resistance

Figure 6: Drain-Source On-State Resistance











Figure 7: On-Resistance vs. Gate-source voltage

Figure 8: Forward Characteristics of Body Diode

Figure 9: Gate Charge Characteristics

Figure 10: Typ. Capacitances


Figure11: Safe Operating Area

Figure12: Power Dissipation

Figure 13: Single pulse power rating, Junction to case

Figure 14: Max transient thermal impedance


Mechanical Dimensions (SOP-8L Unit: mm)


Symbol	MILLIMETER		
	MIN	NOM	MAX
A	--	--	1.65
A1	0.10	--	0.25
A2	1.40	1.42	1.50
A3	0.60	0.65	0.70
b	0.33	--	0.47
b1	0.32	0.41	0.44
c	0.20	--	0.24
c1	0.19	0.20	0.21
D	4.80	4.90	5.00
E	5.90	6.00	6.20
E1	3.85	3.90	4.00
e	1.27BSC		
L	0.50	0.60	0.70
L1	1.05BSC		
θ1	6°		12°
θ2	6°		12°
θ3	5°		10°
θ4	5°		10°
θ5	0°		6°

NOTICE

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warranties for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.



Via-Media Semiconductor Limited Company

<http://www.vmdsemi.com>

Main Sites:

- Headquarters

Hangzhou Via-Media Semiconductor Co., LTD.
1305-1306, Building 71, No. 90, Wensan Road, Xihu
District, Hangzhou, Zhejiang Province, P.R. China
Tel: +86-0571-8515 0563

- Shanghai

Shanghai R&D Center.
1506~1508, Xinyin Building, 888 Yishan Road,
Shanghai, P.R of China
Tel: +86- 021-54201999

- Xi'an

Xi'an R&D Center
1703B, Building A, Greenland Center, Jinye Road,
High-Tech Zone, Xi'an, Shaanxi, P.R of China

- Chengdu Office

Chengdu Winhi Semiconductor Co., LTD.
Floor 15, Building 5, No. 171, Hele 2nd Street,
Chengdu, Sichuan Province, P.R. China
Tel: +86-028-8505 0771

- Shenzhen

Shenzhen Sales Center.
17B, No.1 Phoenix Building, 2008 Shennan Road,
Shenzhen, P.R of China
Tel: +86-0755- 82570682