



VMDSEMI

**VUDF003R060NA**

**Datasheet**

## General Description

VUDF003R060NA MOSFET is based on unique device design to achieve low  $R_{DS(ON)}$ , excellent package for heat dissipation.

## Symbol




Figure 1 Symbol of VUDF003R060NA

## Features

- $R_{DS(ON)_{max}} = 6.0m\Omega @ V_{GS} = 10V$
- $R_{DS(ON)_{max}} = 8.0m\Omega @ V_{GS} = 8V$
- Trench Power LV MOSFET technology
- Moisture Sensitivity Level 3
- High density cell design for low  $R_{DS(ON)}$
- Epoxy Meets UL 94 V-0 Flammability Rating

## Package Type




Figure 2 Package Type of VUDF003R060NA

## Application

- High current load applications
- Load Switch
- Hard switched and high frequency circuits
- Uninterruptible power supply

## Ordering Information

Product Name	Package
VUDF003R060NA	DFN3333-8L

**Absolute Maximum Ratings** ( $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DSS}$	30	V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	V
Continuous Drain Current $T_C = 25^\circ\text{C}$	$I_D$	50	A
Continuous Drain Current $T_C = 100^\circ\text{C}$		32	A
Pulsed Drain Current <sup>Note1</sup>	$I_{DM}$	190	A
Total Power Dissipation $T_C = 25^\circ\text{C}$	$P_D$	25	W
Total Power Dissipation $T_C = 100^\circ\text{C}$		10	W
Single Pulse Avalanche Energy <sup>Note2</sup>	$E_{AS}$	112.5	mJ
Junction Temperature	$T_J$	150	$^\circ\text{C}$
Storage Temperature	$T_{STG}$	-55 to 150	$^\circ\text{C}$

**Thermal Resistance**



Parameter	Symbol	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case <sup>Note3</sup>	$R_{\theta JC}$		5		$^\circ\text{C}/\text{W}$

Notes :

1. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 0.5\%$
2.  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 25\text{V}$ ,  $V_G = 10\text{V}$ ,  $L = 1\text{mH}$ ,  $I_{AS} = 15\text{A}$
3.  $R_{\theta JA}$  is the sum of the junction-to-Case and Case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.

**Electrical Characteristics** ( $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Statistic Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	30			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=30V, V_{GS}=0V$			1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20V, V_{DS}=0V$			$\pm 100$	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	1.5	2.5	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=15A$		3.9	6.0	mΩ
		$V_{GS}=4.5V, I_D=15A$		6.0	8.0	
<b>Dynamic Characteristics</b>						
Input Capacitance	$C_{ISS}$	$V_{DS}=15V$		2191		pF
Output Capacitance	$C_{OSS}$	$V_{GS}=0V$		300		pF
Reverse Transfer Capacitance	$C_{RSS}$	$f=1MHz$		247		pF
<b>Switching Parameters</b>						
Gate to Source Charge	$Q_{gs}$	$V_{DS}=15V$		8.8		nC
Gate to Drain Charge	$Q_{gd}$	$V_{GS}=10V$		9.2		
Gate Charge Total	$Q_g$	$I_D=20A$		46.3		
Reverse Recovery Charge	$Q_{rr}$	$I_F=20A$		1.6		nC
Reverse Recovery Time	$t_{rr}$	$di/dt=500A/\mu s$		11		ns
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=15V$		11		
Turn-on Rise Time	$t_r$	$V_{GS}=10V$		80		
Turn-off Delay Time	$t_{d(off)}$	$R_L=0.75\Omega$		39		
Turn-off Fall Time	$t_f$	$R_{GEN}=3\Omega$		92		
<b>Diode Characteristics</b>						
Diode Forward Voltage <sup>Note3</sup>	$V_{SD}$	$V_{GS}=0V, I_S=20A$			1.2	V
Maximum Body-Diode Continuous Current	$I_S$				50	A

**Typical Performance Characteristics**









**Figure 7: Capacitance Characteristics**

**Figure 8: Gate Charge**

**Figure 9: Safe Operation Area**

**Figure 10: Maximum Continuous Drain Current vs Case Temperature**


Figure 11: Normalized Maximum Transient Thermal Impedance



**Mechanical Dimensions:**


Suggested Solder Pad Layout  
Top View

- Note:
1. Controlling dimension: in millimeters.
  2. General tolerance:  $\pm 0.10\text{mm}$ .
  3. The pad layout is for reference purposes only.

Symbol	Dimensions (Unit:mm)		
	Min.	TYP.	Max.
D	3.15	3.25	3.35
E	3.15	3.25	3.35
A	0.70	0.80	0.90
A1	0.20BSC		
A2			0.10
D1	2.20	2.35	2.50
E1	1.80	1.90	2.00
L1	0.35	0.45	0.55
L2	0.35BSC		
b	0.20	0.30	0.40
e	0.65BSC		



**NOTICE**

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warranties for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.



**Via-Media Semiconductor Limited Company**

<http://www.vmdsemi.com>

**Main Sites:**

**- Headquarters**

Hangzhou Via-Media Semiconductor Co., LTD.  
1305-1306, Building 71, No. 90, Wensan Road, Xihu  
District, Hangzhou, Zhejiang Province, P.R. China  
Tel: +86-0571-8515 0563

**- Shanghai**

Shanghai R&D Center.  
1506~1508, Xinyin Building, 888 Yishan Road,  
Shanghai, P.R of China  
Tel: +86- 021-54201999

**- Xi'an**

Xi'an R&D Center  
1703B, Building A, Greenland Center, Jinye Road,  
High-Tech Zone, Xi'an, Shaanxi, P.R of China

**- Chengdu Office**

Chengdu Winhi Semiconductor Co., LTD.  
Floor 15, Building 5, No. 171, Hele 2<sup>nd</sup> Street,  
Chengdu, Sichuan Province, P.R. China  
Tel: +86-028-8505 0771

**- Shenzhen**

Shenzhen Sales Center.  
17B, No.1 Phoenix Building, 2008 Shennan Road,  
Shenzhen, P.R of China  
Tel: +86-0755- 82570682